A synthesis tool replaces a designer's carefully written expression with a completely different gate arrangement. Why is that permitted?

A. Because logical equivalence licenses it, so it optimises area and delay

Equivalence is the licence: same truth table, same behaviour, so everything else is negotiable. That is why designers describe what the logic does and let synthesis choose the gates, and why verification after optimisation is stated as an equivalence check rather than a test.